View 7P10FLV511C25_7687286.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

pcmcia flash memory card flv series 1 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. pcmcia flash memory card 2 megabyte through 40 megebyte (intel/sharp based) features ? low cost high density linear flash card ? supports 3v or 5v only systems ? x8/ x16 data interface ? based on intel/sharp flashfile components ? fast read performance ? 150ns @ 5v ? 200ns @ 3.3v ? high performance random writes ? 8s typical word write time @ 5v ? 17s typical word write time @ 3.3v ? automated write and erase algorithms ? command user interface ? 100,000 erase cycles per block ? 64k word symmetrical block architecture ? pc card standard type i form factor general description wedcs flv series flash memory cards offer high density linear flash solid state storage solutions for code and data storage, high performance disk emulation and execute in place (xip) applications in mobile pc and dedicated (embedded) equipment. flv series cards conform to the pcmcia international standard the cards control logic provides the system interface and controls the internal flash memories. the card can be read/written in byte-wide or word-wide mode which allows for ?exible integration into various systems. combined with ?le management software, such as flash translation layer (ftl), flv flash cards provide removable high- performance disk emulation. the flv series offers low power modes controlled by registers. cards contain separate 2kb eeprom memory for card information structure (cis) which can be used for easy identi?cation of card characteristics. the wedc flv series is based on intel/sharp flash memories. note: standard options include attribute memory. cards without attribute memory are available. cards are also available with or without a hardware write protect switch. architecture overview wedcs flv series is designed to support from 2 to 20 of 8mb or 16mb components, providing a wide range of density options. cards are based on the 28f008sc (8mb) and 28f016sc (16mb) devices for 3.3v or 5v only applications. devices codes for the 28f008sc and the 28f016sc are: a6h and aah respectively. systems should be able to recognize all the codes. cards utilizing the 8mb components provide densities ranging from 2mb to 20mb in 2mb increments, cards utilizing 16mb components provide densities ranging from 4mb to 40mb in 4mb increments. in support of the pc card 95 standard for word wide access, devices are paired. therefore, the flash array is structured in 64k word (128kbytes) blocks. write, read and block erase operations can be performed as either a word or byte wide operation . by multiplexing a 0 , ce 1# and ce 2# , 8-bit hosts can access all data on data lines dq 0 - dq 7 . the fla21-fla28 series also supports the following pcmcia compatible register functions: soft reset via the con?guration option register, power down (sleep mode) via the con?guration and status register and monitoring of ready/busy, soft reset and power down via the card status register (cards without attribute memory and versions flv51-flv58 do not have registers). flv51- flv58 do not support ready/busy and reset signals. the flv series cards conform to the pc card (pcmcia) and jeida standards, providing electrical and physical compatibility. the pc card form factor offers an industry standard pinout and mechanical outline, allowing density upgrades without system design changes. wedcs standard cards are shipped with wedcs logo. cards are also available with blank housings (no logo). the blank housings are available in both a recessed (for label) and ?at housing. please contact your wedc sales representative for further information on custom artwork.
pcmcia flash memory card flv series 2 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. de vi ce (n-2) de vi ce 1 csn de vi ce 2 cs 1 cs 0 de vi ce 3 da ta bu s q 0 -q 7 m r es vc c 4000 h de vi ce (n-1) 0000 h card m anage m ent regi ster s da ta bu s q 8 -q 15 de vi ce 0 wh # wl # csn rl # rh # cn at/reg enab le cs 0 c 0 contro l logi c pcmcia interface ctrl attr ib . m em ci s eepro m 2k b sr cl r reg cl r sr # pd # contro l address bu s add res s bu ffe r arra y addres s bu s a 1 -a 25 de vi ce pair (n/2 - 1 ) add re ss bus we # oe # ce 2# ce 1# reg# a 0 wp de vi ce pa ir 1 de vi ce pa ir 0 wl # r l# rh # wh # vc c contro l q 0 -q 7 vc c i/o bu ff er da ta bu s d 0 -d 7 da ta bu s d 8 -d 1 5 block diagram address register name 4100h status register 4002h con?g. and status register 4000h con?guration option register registers in attribute memory space* cor configuration option register: adrs = 4000 h write o nly * flv51- flv58 and cards without attribute memory do not have registers. sres lreq con?guration index d7 d6 d5 d4 d3 d2 d1 d0 d7 soft reset, active high 1 = reset state 0 = end reset state d6 level req (not supported) d5-d0 con?guration index (not supported) csr configuration status register: adrs = 4002 h write only not supported pdwn not supported d7 d6 d5 d4 d3 d2 d1 d0 d2 power down, active high 1 = place all memory devices in power down mode 0 = normal operation power on default = 0 sr status register: adrs = 4100 h read only not supported sreset pdwn not supported r/bsy# d7 d6 d5 d4 d3 d2 d1 d0 d5 represents the state of sreset bit in cor (4000h) 1 = reset 0 = normal operation power on default d5 = 0 d3 represents the state of power down bit (d2) in csr (4002h) 1 = power down d0 re?ects the card's ready/busy signal (pin 16) driven by memory components ready/busy outputs. this bit allows software polling of the card's ready/busy status. 1 = ready device type manuf id device id 28f008sc 89 h a6 h 28f016sc 89 h aa h
pcmcia flash memory card flv series 3 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. mechanical pin signal name i/o function active 1 gnd ground 2 dq 3 i/o data bit 3 3 dq 4 i/o data bit 4 4 dq 5 i/o data bit 5 5 dq 6 i/o data bit 6 6 dq 7 i/o data bit 7 7 ce 1# i card enable 1 low 8 a 10 i address bit 10 9 oe# i output enable low 10 a 11 i address bit 11 11 a 9 i address bit 9 12 a 8 i address bit 8 13 a 13 i address bit 13 14 a 14 i address bit 14 15 we# i write enable low 16 rdy/bsy# o ready/busy low (4) 17 v cc supply voltage 18 v pp 1 prog. voltage nc 19 a 16 i address bit 16 20 a 15 i address bit 15 21 a 12 i address bit 12 22 a 7 i address bit 7 23 a 6 i address bit 6 24 a 5 i address bit 5 25 a 4 i address bit 4 26 a 3 i address bit 3 27 a 2 i address bit 2 28 a 1 i address bit 1 29 a 0 i address bit 0 30 dq 0 i/o data bit 0 31 dq 1 i/o data bit 1 32 dq 2 i/o data bit 2 33 wp o write potect high 34 gnd ground pin signal name i/o function active 35 gnd ground 36 cd 1# o card detect 1 low 37 dq 11 i/o data bit 11 38 dq 12 i/o data bit 12 39 dq 13 i/o data bit 13 40 dq 14 i/o data bit 14 41 dq 15 i data bit 15 42 ce 2# i card enable 2 low 43 vs 1 o voltage sense 1 nc (2) 44 rfu reserved 45 rfu reserved 46 a 17 i address bit 17 47 a 18 i address bit 18 48 a 19 i address bit 19 49 a 20 i address bit 20 50 a 21 i address bit 21 51 v cc supply voltage 52 v pp 2 prog. voltage nc 53 a 22 i address bit 22 54 a 23 i address bit 23 55 a 24 i address bit 24 56 a 25 i address bit 25 57 vs 2 o voltage sense 2 nc 58 rst i card reset high 59 wait# o extended bus cycle low (3) 60 rfu reserved 61 reg# i attrib mem select 62 bvd 2 o bat. volt. detect 2 (3) 63 bvd 1 o bat. volt. detect 1 (3) 64 dq 8 i/o data bit 8 65 dq 9 i/o data bit 9 66 dq 10 o data bit 10 67 cd 2# o card detect 2 low 68 gnd ground pinout notes: 1. rdy/bsy# signal is an open drain type output, pull-up resistor on host side is required. 2. wait#, bvd 1 and bvd 2 are driven high for compatibility. 3. shows density for which speci?ed address bit is msb. higher order address bits are no connects (ie: 4mb a 21 is msb a 22 -a 25 are nc). 4. nc - no connection for flv51-flv58 54. 0m m 0 .1 0 (2.126) 10.0 mm mi n (0.400 ) 1.6m m 0.05 (0.063 ) 1.0m m 0.05 (0.039 ) 1.0m m 0 .0 5 (0.039 ) 3.3m m t 1 (0.130) t1 =0.10m m in terconnect area t1 =0.20m m substrate area interconnect ar ea 10.0 mm mi n (0.400) 3.0m m mi n 85.6 mm 0.20 (3.370) su bstrate area
pcmcia flash memory card flv series 4 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. symbol type name and function a0 - a25 input address inputs: a0 through a25 enable direct addressing of up to 64mb of memory on the card. signal a0 is not used in word access mode. a25 is the most signi?cant bit dq0 - dq15 input/output data input/output: dq0 through dq15 constitute the bi-directional databus. dq15 is the msb. ce1#, ce2# input card enable 1 and 2: ce1# enables even byte accesses, ce2# enables odd byte accesses. multiplexing a0, ce1# and ce2# allows 8-bit hosts to access all data on dq0 - dq7. oe# input output enable: active low signal gating read data from the memory card. we# input write enable: active low signal gating write data to the memory card. rdy/bsy#(*) output ready/busy output: indicates status of internally timed erase or program algorithms. a high output indicates that the card is ready to accept accesses. a low output indicates that one or more devices in the memory card are busy with internally timed erase or write activities. cd1#, cd2# output card detect 1 and 2: provide card insertion detection. these signals are internally connected to ground on the card. the host shall monitor these signals to detect card insertion (pulled-up on host side). wp output write protect: write protect re?ects the status of the write protect switch on the memory card. wp set to high = write protected, providing internal hardware write lockout to the flash array . if card does not include optional write protect switch, this signal will be pulled low internally indicating write protect = of f. v pp 1, v pp 2 n.c. program/erase power supply: provides programming voltages for card. not connected for 3.3v/5v only card. v cc card power supply: 5.0v for all internal circuitry gnd card ground reg# input attribute memory select : active low signal, enables access to attribute memory space,occupied by the card information structure (cis) and card registers. rst input reset: active high signal for placing card in power-on default state. reset can be used as a power-down control for the memory array. wait# output wait#: this signal is pulled high internally for compatibility. no wait# states are generated. bvd1, bvd2 output battery voltage detect: these signals are pulled high to maintain sram card compatibility. vs1, vs2 output voltage sense: noti?es the host socket of the cards v cc requirements. vs1 and vs2 are open to indicate a 5v card rfu reserved for future use nc no internal connection to card: pin may be driven or left ?oating card signal description read function common memory attribute memory function mode ce 2# ce 1# a 0 oe# we# reg# d 15 -d 8 d 7 -d 0 reg# d 15 -d 8 d 7 -d 0 standby mode h h x x x x high-z high-z x high-z high-z byte access (8 bits) h l l l h h high-z even-byte l high-z even-byte h l h l h h high-z odd-byte l high-z not valid word access (16 bits) l l x l h h odd-byte even-byte l not valid even-byte odd-byte only access l h x l h h odd-byte high-z l not valid high-z write function standby mode h h x x x x x x x x x byte access (8 bits) h l l h l h x even-byte l x even-byte h l h h l h x odd-byte l x x word access (16 bits) l l x h l h odd-byte even-byte l x even-byte odd-byte only access l h x h l h odd-byte x l x x functional truth table (*) signals not supported by flv51-flv58 (nc)
pcmcia flash memory card flv series 5 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. operating temperature ta (ambient) commercial 0c to +60 c industrial -40c to +85c storage temperature commercial -30c to +80 c industrial -40c to +85c voltage on any pin relative to v ss -0.5v to v cc +0.5v v cc supply voltage relative to v ss -0.5v to +7.0v note: stress greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation at these or any other conditions greater than those indicated in the operational sections of this speci? cation is not implied. exposure to absolute maximum rating conditions for extended periods may af fect reliability. absolute maximum ratings (1) symbol parameter density (mbytes) notes 3.3v v cc 5v v cc units test conditions typ (3) max typ (3) max i ccr v cc read current all 10 12 20 35 ma v cc = v cc max tcycle = 150ns, cmos levels i ccw v cc program current all 28f008sc 28f016sc 60 75 ma i cce v cc erase current all 40 50 ma i ccs ( cmos ) v cc standby current 2mb 2 28f008sc 50 200 60 230 a v cc = v cc max control signals = v cc reset = v ss , cmos levels 20mb 400 420 4mb 2 28f016sc 50 200 60 230 40mb 400 420 dc characteristics (1) v cc = 3.3v/5v cmos test conditions: v cc = 5v 5%, v il = v ss 0.2v, v ih = v cc 0.2v notes: 1. all currents are rms values unless otherwise speci?ed. i ccr , i ccw and i cce are based on byte wide operations. for 16 bit operation values are double. 2. control signals: ce 1# , ce 2# , oe#, we#, reg#. 3. typical: v cc = 5v, t = +25c. symbol parameter notes min max units test conditions i li input leakage current 1 20 a v cc = v cc max v in =v cc or v ss i lo output leakage current 1 20 a v cc = v cc max v out =v cc or v ss v il input low voltage 1 0 0.8 v v ih input high voltage 1 0.7xv cc v cc +0.5 v v ol output low voltage 1 0.4 v i ol = 3.2ma v oh output high voltage 1 v cc -0.4 v cc v i oh = -2.0ma v lko v cc erase/program lock voltage 1 2.0 v notes: 1. values are the same for byte and word wide modes for all card densities. 2. exceptions: leakage currents on ce 1# , ce 2# , oe#, reg# and we# will be < 500 a when v in = gnd due to internal pull-up resistors. leakage currents on rst will be <150a when v in =v cc due to internal pull-down resistor.
pcmcia flash memory card flv series 6 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. symbol (pcmcia) parameter 150ns 250ns unit min max min max t c (r) read cycle time 150 250 ns t a (a) address access time 150 250 ns t a (ce) card enable access time 150 250 ns t a (oe#) output enable access time 75 125 ns t su (a) address setup time 20 30 ns t su (ce) card enable setup time 0 0 ns t h (a) address hold time 20 30 ns t h (ce) card enable hold time 20 30 ns t v (a) output hold from address change 0 0 ns t dis (ce) output disable time from ce 75 100 ns t dis (oe#) output disable time from oe# 75 100 ns t en (ce) output enable time from ce 5 5 ns t en (oe#) output enable time from oe# 5 5 ns t rec (rsr) power down recovery to output delay. v cc = 5v 500 600 ns ac characteristics - read timing parameters note: ac timing diagrams and characteristics are guaranteed to meet or exceed pcmcia 2.1 speci?cations. read timing diagram a [25::0], reg# t c (r) ce 1# , ce 2# oe# d[15::0] t a (ce) t h (a) t su (a) note 1 d ata v alid t a (a) t v (a) t su (ce) note 1 t a (oe) t h (ce) t en (oe) t dis (ce) t dis (oe) note: signal may be high or low in this area.
pcmcia flash memory card flv series 7 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. symbol (pcmcia) parameter 200ns 250ns unit min max min max t c w write cycle time 150 250 ns t w (we) write pulse width 80 150 ns t su (a) address setup time 20 30 ns t su (a-weh) address setup time for we# 100 180 ns t su (ce-weh) card enable setup time for we# 100 180 ns t su (d-weh) data setup time for we# 50 80 ns t h (d) data hold time 20 30 ns t rec (we) write recover time 20 30 ns t dis (we) output disable time from we# 75 100 ns t dis (oe#) output disable time from oe# 75 100 ns t en (we) output enable time from we# 5 5 ns t en (oe#) output enable time from oe# 5 5 ns t su (oe#-we) output enable setup from we# 10 10 ns t h (oe#-we) output enable hold from we# 10 10 ns t su (ce) card enable setup time from oe# 0 0 ns t h (ce) card enable hold time 20 20 ns ac characteristics - write timing parameters note: ac timing diagrams and characteristics are guaranteed to meet or exceed pcmcia 2.1 speci?cations. write timing diagram a [25::0], reg# t c (w) ce 1# , ce 2# oe# d[15::0](d in ) t w (we) t su (a) note 1 d ata input t su (a-weh) t su (ce) note 1 t rec (we) t h (ce) t su (oe-we) t h (d) t en (we) d[15::0](d out ) we# t su (ce-weh) t h (oe-we) t di s (oe) t di s (we) note 2 note 2 t su (d-weh) t en (oe) notes: 1. signal may be high or low in this area. 2. when the data i/o pins are in the output state, no signals shall be applied to the data pins (d 15 - d 0 ) by the host system.
pcmcia flash memory card flv series 8 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. product marking company name part number lot code/trace number date code note: some products are currently marked with our pre-merger company name/acronym (edi). during our transition period, some products will also be marked with our new company name/acronym (wed). starting october 2000 all pcmcia products will be marked only with the wed pre?x. edi wed 7p016flv5600c15 c995 9915 data write and erase performance (1,3) v cc = 5v 5%, ta = 0c to + 70c symbol parameter notes min typ (1) max units t whqv 1 t ehqv 1 word/byte program time 4 8 s t whqv 2 t ehqv 2 block program time device sc 0.4 0.5 sec block erase time device sc 0.9 1.1 sec v cc = 3.3v 0.3v, ta = 0c to + 70c symbol parameter notes min typ (1) max units t whqv 1 t ehqv 1 word/byte program time 4 17 s t whqv 2 t ehqv 2 block program time device sc 0.4 1.1 sec block erase time device sc 0.9 1.8 sec notes: 1. typical: nominal voltages and t a = 25c. 2. excludes system overhead. 3. valid for all speed options. 4. to maximize system performance rdy/bsy# signal should be polled.
pcmcia flash memory card flv series 9 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. 7 p 016 flv56 00 c 15 card technology 7 flash 8 sram pc card p s tandard pcmcia r ruggedized pcmcia card capacity 016 16mb card family and version - see card family and version info. for details (next page) packaging option 00 standard, type i temperature range c = commercial 0c to +70c i = industrial -40c to +85c card access time 15 150ns 25 250ns part numbering card family and version information flv21-flv24 based on 28f008sc for 3.3v/5v application flv21 no attribute memory, no write protect switch flv22 with attribute memory, no write protect switch flv23 no attribute memory, with write protect switch fl v24 with attribute memory, with write protect switch example p/n 7p xxx flv 22 ss t zz flv25-flv28 based on 28f016sc for 3.3v/5v application fla25 no attribute memory, no write protect switch fla26 with attribute memory, no write protect switch fla27 no attribute memory, with write protect switch fla28 with attribute memory, with write protect switch example p/n 7p xxx flv 26 ss t zz flv51-flv54 based on 28f008sc for 3.3v/5v application. the same as fla21-fla24 with exception: - no registers - signals rst, rdy/bsy#, wait# are not connected fla51 no attribute memory, no write protect switch fla52 with attribute memory, no write protect switch fla53 no attribute memory, with write protect switch fla54 with attribute memory, with write protect switch example p/n 7p xxx flv 52 ss t zz flv55-flv58 based on 28f016sc for 3.3v/5v application. the same as fla25-fla28 with exception: - no registers - signals rst, rdy/bsy#, wait# are not connected fla55 no attribute memory, no write protect switch fla56 with attribute memory, no write protect switch fla57 no attribute memory, with write protect switch fla58 with attribute memory, with write protect switch example p/n 7p xxx flv 56 ss t zz
pcmcia flash memory card flv series 10 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. xxx 002 1) 2mb 012 12mb 024 2) 24mb 004 4mb 014 1) 14mb 028 2) 28mb 006 1) 6mb 016 16mb 032 2) 32mb 008 8mb 018 1) 18mb 036 2) 36mb 010 1) 10mb 020 20mb 040 2) 40mb 1) available only for flv21/51Cflv24/54 2) available only for flv25/55Cflv28/58 flvyy c ard version (see card family and version information) ss 00 wedc silkscreen 01 blank housing, type i 02 blank housing, type i recessed t c commercial i** industrial zz 15 150ns **denotes advanced information. ordering information 7p xxx flvyy ss t zz address value description 00h 01h cistpl_device 02h 03h tpl_link 04h 53h flash = 150ns (device writable) 06h 0eh 1eh 2eh 3eh 4eh 5eh 6eh 7eh 8eh 9eh card size: 4mb 8mb 12mb 16mb 20mb 24mb 28mb 32mb 36mb 40mb 08h ffh end of device 0ah 1ch cistpl_device_oc 0ch 04h tpl_link 0eh 02h 3 volt operation 10h 51h flash = 250ns (device writable) 12h 0eh 1eh 2eh 3eh 4eh 5eh 6eh 7eh 8eh 9eh card size: 4mb 4mb 12mb 16mb 20mb 24mb 28mb 32mb 36mb 40mb 14h ffh end of device 16h 18h cistpl_jedec_c address value description 18h 03h tpl_link 1ah 89h intel - id 1ch aah intel 28f016sc C id(4-40mb) 1eh ffh end of device 20h 17h cistpl_device_a 22h 03h tpl_link 24h 42h eeprom - 200ns 26h 01h device size = 2kbytes 28h ffh end of tuple 2ah 1dh cistpl_device_oa 2ch 03h tpl_link 2eh 02h 3 volt operation 30h 11h rom - 250ns 32h ffh end of device 34h 1ah cistpl_conf 36h 06h tpl_link 38h 01h tpcc_sz 3ah 00h tpcc_last 3ch 00h tpcc_radr 3eh 40h tpcc_radr 40h 03h tpcc_rmsk 42h ffh cistpl_end 44h 1eh cistpl_devicegeo 46h 06h tpl_link
pcmcia flash memory card flv series 11 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june, 2003 rev. 5 white electronic designs corp. reserves the right to change products or speci?cations without notice. cis information for flv series cards example for flv26 family, 4mb, built with 28f016sc address value description 48h 02h dgtpl_bus 4ah 11h dgtpl_ebs 4ch 01h dgtpl_rbs 4eh 01h dgtpl_wbs 50h 01h dgtpl_part 52h 01h flash device non-interleaved 54h 20h cistpl_manfid 56h 04h tpl_link(04h) 58h f6h edi tplmid_manf: lsb 5ah 01h edi tplmid_manf: msb 5ch 00h lsb: number not assigned 5eh 00h msb: number not assigned 60h 15h cistpl_vers1 62h 47h tpl_link 64h 05h tpllv1_major 66h 00h tpllv1_minor 68h 45h e 6ah 44h d 6ch 49h i 6eh 37h 7 70h 50h p 72h 30h 0 74h 34h 4 76h 30h 0 78h 46h f 7ah 4ch l 7ch 56h v 7eh 32h 2 80h 36h 6 82h 2dh - 84h 2dh - 86h 2dh - 88h 31h 1 8ah 35h 5 8ch 20h space 8eh 00h end text 90h 43h c 92h 4fh o 94h 50h p 96h 59h y 98h 52h r 9ah 49h i 9ch 47h g address value description 9eh 48h h a0h 54h t a2h 20h space a4h 45h e a6h 4ch l a8h 45h e aah 43h c ach 54h t aeh 52h r b0h 4fh o b2h 4eh n b4h 49h i b6h 43h c b8h 20h space bah 44h d bch 45h e beh 53h s c0h 49h i c2h 47h g c4h 4eh n c6h 53h s c8h 20h space cah 49h i cch 4eh n ceh 43h c d0h 4fh o d2h 52h r d4h 50h p d6h 4fh o d8h 52h r dah 41h a dch 54h t deh 45h e e0h 44h d e2h 20h space e4h 00h end text e6h 31h 1 e8h 39h 9 eah 39h 9 ech 37h 7 eeh 00h end text f0h ffh end of list

▲Up To Search▲

Price & Availability of 7P10FLV511C25

	To Download 7P10FLV511C25 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .